( en | de | ru )

 

Disambiguation of "Portal, Jean-Michel"

Author of the publication

copydeleteadd this publication to your clipboard
OxRAM-based non volatile flip-flop in 28nm FDSOI.

, , , , , and . NEWCAS, page 141-144. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean-Michel Dengler

Jean-Michel Langlais

Jean-Michel Grossenbacher

Jean-Michel Autebert

Jean-Michel Ayache

 

Other publications of authors with the same name

Powering AI at the Edge: A Robust, Memristor-based Binarized Neural Network with Near-Memory Computing and Miniaturized Solar Cell., , , , , , , , , and 6 other author(s). CoRR, (2023)A Novel Low Power Oriented Design Methodology for Analog Blocks., , , and . J. Low Power Electron., 4 (1): 60-67 (2008)Testing the Local Interconnect Resources of SRAM-Based FPGA's., , , and . J. Electron. Test., 16 (5): 513-520 (2000)Ultra-High-density 3D vertical RRAM with stacked JunctionLess nanowires for In-Memory-Computing applications., , , , , , , , and . CoRR, (2020)Stochastic Computing for Hardware Implementation of Binarized Neural Networks., , , , , and . CoRR, (2019)Low-cost auto-calibration of passive polyphase filter in image reject receiver., , , , , , and . ICECS, page 699-702. IEEE, (2013)PSP based DCG-FGT transistor model including characterization procedure., , , , , and . ICECS, page 228-231. IEEE, (2011)Low cost built-in-tuning of on-chip passive filters for low-if double quadrature rf receiver., , , , and . LATS, page 1-4. IEEE Computer Society, (2015)Built-in tuning of RFIC Passive Polyphase Filter by process and thermal monitoring., , , , and . LATW, page 1-5. IEEE Computer Society, (2012)Memory-Centric Neuromorphic Computing With Nanodevices., , , , , , , , , and . BioCAS, page 1-4. IEEE, (2019)