Author of the publication

Hardware architecture of the fast mode decision algorithm for H.265/HEVC.

, , and . ICIP, page 1258-1262. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Small area VLSI architecture for deblocking filter of HEVC., , , and . ICCE-Berlin, page 294-297. IEEE, (2015)EABF: Energy efficient self-adaptive Bloom filter for network packet processing., , and . ICC, page 2729-2734. IEEE, (2012)An Approach to Generate Spatial Voronoi Treemaps for Points, Lines, and Polygons., , and . J. Electr. Comput. Eng., (2015)TPII: tracking personally identifiable information via user behaviors in HTTP traffic., , and . Frontiers Comput. Sci., 14 (3): 143801 (2020)A High-Throughput Binary Arithmetic Coding Architecture for H.264/AVC CABAC., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (9): 1594-1604 (2010)Maximum-Entropy-Model-Enabled Complexity Reduction Algorithm in Modern Video Coding Standards., , and . Symmetry, 12 (1): 113 (2020)A parameterized multilevel pattern matching architecture on FPGAs for network intrusion detection and prevention., , and . Sci. China Ser. F Inf. Sci., 52 (6): 949-963 (2009)Effects of Interferometric Radar Altimeter Errors on Marine Gravity Field Inversion., , , , , and . Sensors, 20 (9): 2465 (2020)Towards reliable and efficient data retrieving in ICN-based satellite networks., , , and . J. Netw. Comput. Appl., (2021)CSURF-TWO: CSIDH for the Ratio (2 : 1)., , , and . Inscrypt, volume 12612 of Lecture Notes in Computer Science, page 148-156. Springer, (2020)