( en | de | ru )

 

Disambiguation of "Ferreira, Ricardo S."

Author of the publication

copydeleteadd this publication to your clipboard
L-BANCS: A Multi-Phase Tile Design for Nanomagnetic Logic.

, , , and . ISVLSI, page 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ana Helena Ferreira Ferreira

William Ferreira

Yvonne Ferreira

Jennifer Ferreira

Nelson Ferreira

 

Other publications of authors with the same name

Exploring Nanomagnetic Logic with Bennett Clocking., , , , and . SBCCI, page 1-6. IEEE, (2023)Google Colab CAD4U: Hands-On Cloud Laboratories for Digital Design., , , , and . ISCAS, page 1-5. IEEE, (2021)A run-time modulo scheduling by using a binary translation mechanism., , , , , and . ICSAMOS, page 75-82. IEEE, (2014)Increasing Observability in Post-Silicon Debug Using Asymmetric Omega Networks., , , and . SBCCI, page 17:1-17:7. ACM, (2015)A Polynomial Placement Algorithm for Data Driven Coarse-Grained Reconfigurable Architectures., , , and . ISVLSI, page 61-66. IEEE Computer Society, (2007)Data-Driven Regular Reconfigurable Arrays: Design Space Exploration and Mapping., , , and . SAMOS, volume 3553 of Lecture Notes in Computer Science, page 41-50. Springer, (2005)Reducing interconnection cost in coarse-grained dynamic computing through multistage network., , , , and . FPL, page 47-52. IEEE, (2008)Is It Time to Include High-Level Synthesis Design in Digital System Education for Undergraduate Computer Engineers?, , , and . ISCAS, page 1-5. IEEE, (2021)Vericonn: a tool to generate efficient interconnection networks for post-silicon debug., , , and . LATS, page 1-6. IEEE Computer Society, (2015)A Java Framework to Teach Computer Architecture., , , , and . EDUTECH, volume 192 of IFIP, page 25-35. Springer, (2005)