From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Neural Normalized Min-Sum Message-Passing vs. Viterbi Decoding for the CCSDS Line Product Code., , , , , , , и . ICC, стр. 2375-2380. IEEE, (2022)Information Bottleneck Decoding of Rate-Compatible 5G-LDPC Codes., , , и . ICC, стр. 1-6. IEEE, (2020)FasterPose: A Faster Simple Baseline for Human Pose Estimation., , , , , и . ACM Trans. Multim. Comput. Commun. Appl., 18 (4): 103:1-103:16 (2022)Products-10K: A Large-scale Product Recognition Dataset., , , , и . CoRR, (2020)Achieving Short-Blocklength RCU Bound via CRC List Decoding of TCM with Probabilistic Shaping., , , и . ICC, стр. 2906-2911. IEEE, (2022)Rate-Matched Turbo Autoencoder: A Deep Learning Based Multi-Rate Channel Autoencoder., , , , и . ICC, стр. 6355-6360. IEEE, (2023)An Efficient Algorithm for Designing Optimal CRCs for Tail-Biting Convolutional Codes., , , и . ISIT, стр. 292-297. IEEE, (2020)Sparsity-Aware Clamping Readout Scheme for High Parallelism and Low Power Nonvolatile Computing-in-Memory Based on Resistive Memory., , , , , , и . ISCAS, стр. 1-4. IEEE, (2021)Objective Intelligibility Assessment of Text-to-Speech System using Template Constrained Generalized Posterior Probability., , , , и . INTERSPEECH, стр. 627-630. ISCA, (2012)A 2T P-Channel Logic Flash Cell for Reconfigurable Interconnection in Chiplet-Based Computing-In-Memory Accelerators., , , , , , , , , и 2 other автор(ы). ISCAS, стр. 1-4. IEEE, (2024)