From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A built-in supply current test circuit for electrical interconnect tests of 3D ICs., , , и . 3DIC, стр. 1-6. IEEE, (2014)Enhanced Interconnect Test Method for Resistive Open Defects in Final Tests with Relaxation Oscillators., , , , , и . ATS, стр. 49-53. IEEE, (2022)Integrated Progressive Built-In Self-Repair (IPBISR) Techniques for NAND Flash Memory., и . ITC-Asia, стр. 1-6. IEEE, (2023)Scrambling and Data Inversion Techniques for Yield Enhancement of NROM-Based ROMs., , и . Asian Test Symposium, стр. 308-313. IEEE Computer Society, (2012)A Multi-Faceted Approach towards Spam-Resistible Mail., , , , и . PRDC, стр. 208-218. IEEE Computer Society, (2005)Efficient Built-in Self-Test Techniques for Memory-Based FFT Processors., , и . PRDC, стр. 321-326. IEEE Computer Society, (2004)Hybrid scrambling technique for increasing the fabrication yield of NROM-Based ROMs., , , и . VLSI-DAT, стр. 1-4. IEEE, (2015)Combinational circuit fault diagnosis using logic emulation., , , , и . ISCAS (5), стр. 549-552. IEEE, (2003)A defect level monitor of resistive open defect at interconnects in 3D ICs by injected charge volume., , , , и . ISCIT, стр. 1-5. IEEE, (2017)Fault-Aware Dependability Enhancement Techniques for Flash Memories., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 28 (3): 634-645 (2020)