Author of the publication

Evaluation of single-bit sigma-delta modulator DAC for electrical impedance spectroscopy.

, , and . BioCAS, page 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Continuous-Time Hexagonal Field-Programmable Analog Array in 0.13μm CMOS with 186MHz GBW., , , , and . ISSCC, page 70-71. IEEE, (2008)Live Demonstration: Designing CT BP ΣΔ Modulators with www.sigma-delta.de., and . ISCAS, page 1-. IEEE, (2018)An Arbiter PUF employing eye-opening oscillation for improved noise suppression., , and . ISCAS, page 1-5. IEEE, (2018)A comparative study of CMOS LNAs., , and . ECCTD, page 76-79. IEEE, (2007)A 40 kS/sCalibration-Free Incremental △Σ ADC Achieving 104 dB DR and 105.7 dB SFDR., , , , and . ESSCIRC, page 401-404. IEEE, (2023)A Chopped 6-bit 1.6 GS/s SAR ADC Utilizing Slow Decision Information in 22 nm FDSOI., , , , and . ESSCIRC, page 141-144. IEEE, (2023)A new class of integrated CMOS rectifiers with improved PVT-compensated efficiency., and . ISCAS, page 2259-2262. IEEE, (2012)A front-end circuit with active spike and LFP separation via a switched capacitor filter structure for neural recording applications., and . ISCAS, page 2231-2234. IEEE, (2012)Digitally-switched resonators for bandpass integrated transmission line ΣΔ modulators., , , , and . ISCAS, page 297-300. IEEE, (2012)Design issues and performance limitations of a clock jitter insensitive multibit DAC architecture for high-performance low-power CT Sigma Delta modulators., , and . ISCAS (1), page 1076-1079. IEEE, (2004)