Author of the publication

Algorithms for optimizing, two-dimensional symbolic layout compaction.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (4): 451-466 (1988)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Modeling Latch-Up in CMOS Integrated Circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1 (4): 157-162 (1982)New approaches in a 3-D one-carrier device solver., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (5): 528-537 (1989)A fast analytical technique for estimating the bounds of on-chip clock wire inductance., , , and . CICC, page 241-244. IEEE, (2001)Position statement - tools for design automation from a university point of view.. DAC, page 333. ACM/IEEE, (1981)Synthesized Compact Models (SCM) of Substrate Noise Coupling Analysis and Synthesis in Mixed-Signal ICs., and . DATE, page 836-843. IEEE Computer Society, (2004)ESD design challenges and strategies in deeply-scaled integrated circuits., , , and . CICC, page 681-688. IEEE, (2009)Will Nanotechnology Change the Way We Design and Verify Systems? (Panel)., , , , , , and . ICCAD, page 174. IEEE Computer Society, (2001)Technology CAD - computer simulation of IC processes and devices., and . The Kluwer international series in engineering and computer science Kluwer, (1993)A Methodology for Parallelizing PDE Solvers: Application to Semiconductor Device Simulation., , , , , and . PPSC, page 239-240. SIAM, (1995)Use of Negative Dielectrophoresis for Selective Elution of Protein-Bound Particles, , , and . Analytical Chemistry, 0 (0): null (0)