( en | de | ru )

 

Disambiguation of "Ng, Ho-Cheung"

Author of the publication

copydeleteadd this publication to your clipboard
Towards FPGA-assisted spark: An SVM training acceleration case study.

, , , and . ReConFig, page 1-6. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

ng-ho Yu

SuÌ ng-ho Kim

Ky ng-ho Yi

Ho-w Ch ng

Ho-s ng Yu

 

Other publications of authors with the same name

Reconfigurable Acceleration of Short Read Mapping with Biological Consideration., , , and . FPGA, page 229-239. ACM, (2021)High-throughput cellular imaging with high-speed asymmetric-detection time-stretch optical microscopy under FPGA platform., , , , , , , , and . ReConFig, page 1-6. IEEE, (2016)Reconfigurable acceleration of genetic sequence alignment: A survey of two decades of efforts., , and . FPL, page 1-8. IEEE, (2017)Acceleration of Short Read Alignment with Runtime Reconfiguration., , , , , and . FPT, page 256-262. IEEE, (2020)Real-time object detection and classification for high-speed asymmetric-detection time-stretch optical microscopy on FPGA., , , , , , , and . FPT, page 261-264. IEEE, (2016)A soft processor overlay with tightly-coupled FPGA accelerator.. University of Hong Kong, Pokfulam, Hong Kong, (2015)base-search.net (ftunivhongkonghu:oai:hub.hku.hk:10722/226791).Towards FPGA-assisted spark: An SVM training acceleration case study., , , and . ReConFig, page 1-6. IEEE, (2016)Memory-Efficient Architecture for Accelerating Generative Networks on FPGA., , , , , , , and . FPT, page 30-37. IEEE, (2018)A Parameterizable Activation Function Generator for FPGA-Based Neural Network Applications., , , , and . FCCM, page 84. IEEE Computer Society, (2017)Reconfigurable Acceleration of 3D-CNNs for Human Action Recognition with Block Floating-Point Representation., , , , , and . FPL, page 287-294. IEEE Computer Society, (2018)