Author of the publication

Crystalline Oxide Semiconductor-based 3D Bank Memory System for Endpoint Artificial Intelligence with Multiple Neural Networks Facilitating Context Switching and Power Gating.

, , , , , , , , , and . ISSCC, page 212-213. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 48 MHz 880-nW Standby Power Normally-Off MCU with 1 Clock Full Backup and 4.69-μs Wakeup Featuring 60-nm Crystalline In-Ga-Zn Oxide BEOL-FETs., , , , , , , , , and 1 other author(s). VLSI Circuits, page 48-. IEEE, (2019)Heterogeneous Oxide Semiconductor FETs Comprising Planar FET and Vertical Channel FETs Monolithically Stacked on Si CMOS, Enabling 1-Mbit 3D DRAM., , , , , , , , , and 6 other author(s). IMW, page 1-4. IEEE, (2024)Liquid crystal display device and method for manufacturing the same, , and . (20040305)16.9 A 128kb 4b/cell nonvolatile memory with crystalline In-Ga-Zn oxide FET using Vt, cancel write method., , , , , , , , , and 7 other author(s). ISSCC, page 1-3. IEEE, (2015)Embedded memory and ARM Cortex-M0 core using 60-nm C-axis aligned crystalline indium-gallium-zinc oxide FET integrated with 65-nm Si CMOS., , , , , , , , , and 6 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)Embedded SRAM and Cortex-M0 Core Using a 60-nm Crystalline Oxide Semiconductor., , , , , , , , , and 5 other author(s). IEEE Micro, 34 (6): 42-53 (2014)A 20ns-write 45ns-read and 1014-cycle endurance memory module composed of 60nm crystalline oxide semiconductor transistors., , , , , , , , , and 2 other author(s). ISSCC, page 484-486. IEEE, (2018)Crystalline Oxide Semiconductor-based 3D Bank Memory System for Endpoint Artificial Intelligence with Multiple Neural Networks Facilitating Context Switching and Power Gating., , , , , , , , , and . ISSCC, page 212-213. IEEE, (2023)1Mbit 1T1C 3D DRAM with Monolithically Stacked One Planar FET and Two Vertical FET Heterogeneous Oxide Semiconductor layers over Si CMOS., , , , , , , , , and 6 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)UHF RFCPUs on Flexible and Glass Substrates for Secure RFID Systems., , , , , , , , , and 9 other author(s). ISSCC, page 574-575. IEEE, (2007)