( en | de | ru )

 

Disambiguation of "Zeiser, Thomas"

Author of the publication

copydeleteadd this publication to your clipboard
CRAFT: A Library for Easier Application-Level Checkpoint/Restart and Automatic Fault Tolerance.

, , , , , and . IEEE Trans. Parallel Distributed Syst., 30 (3): 501-514 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thomas Zeiser

Andreas Zeiser

Robert Zeiser

Tobias Zeiser

Ernst Zeiser

 

Other publications of authors with the same name

CRAFT: A Library for Easier Application-Level Checkpoint/Restart and Automatic Fault Tolerance., , , , , and . IEEE Trans. Parallel Distributed Syst., 30 (3): 501-514 (2019)RZBENCH: Performance evaluation of current HPC architectures using low-level and application benchmarks, , , and . CoRR, (2007)An Evaluation of Different I/O Techniques for Checkpoint/Restart., , , , and . IPDPS Workshops, page 1708-1716. IEEE, (2013)Comparison of different propagation steps for lattice Boltzmann methods., , , and . Comput. Math. Appl., 65 (6): 924-935 (2013)Asynchronous Checkpointing by Dedicated Checkpoint Threads., , , and . EuroMPI, volume 7490 of Lecture Notes in Computer Science, page 289-290. Springer, (2012)ClusterCockpit - A web application for job-specific performance monitoring., , , , and . CLUSTER, page 1-7. IEEE, (2019)The world's fastest CPU and SMP node: Some performance results from the NEC SX-9., , and . IPDPS, page 1-8. IEEE, (2009)Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers, , and . CoRR, (2007)Lattice Boltzmann Simulation and Visualisation of Adsorption Processes in Complex Geometries., , , , , and . International Conference on Computational Science, volume 2657 of Lecture Notes in Computer Science, page 1054-1061. Springer, (2003)Data access optimizations for highly threaded multi-core CPUs with multiple memory controllers., , and . IPDPS, page 1-7. IEEE, (2008)