( en | de | ru )

 

Disambiguation of "Sarvesh,"

Author of the publication

copydeleteadd this publication to your clipboard
Edge Synthesis Block: A Building Unit for Real-Time Single Image Super Resolution.

, , , , and . ICIP, page 915-919. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sarvesh Varma

 

Other publications of authors with the same name

Edge Synthesis Block: A Building Unit for Real-Time Single Image Super Resolution., , , , and . ICIP, page 915-919. IEEE, (2023)Multimodal Humor Dataset: Predicting Laughter tracks for Sitcoms., , , , , and . WACV, page 576-585. IEEE, (2021)Adaptive control of heterogeneous ad hoc networks., , , and . SMC, page 3431-3436. IEEE, (2000)An Image Processing approach to identify solar plages observed at 393.37 nm by Kodaikanal Solar Observatory., , and . CoRR, (2022)An efficient combinationality check technique for the synthesis of cyclic combinational circuits., , , , and . ASP-DAC, page 212-215. ACM Press, (2005)Statistical leakage minimization through joint selection of gate sizes, gate lengths and threshold voltage., , and . ASP-DAC, page 953-958. IEEE, (2006)Living on the edge: Monitoring network flows at the edge in cloud data centers., , and . COMSNETS, page 1-9. IEEE, (2013)MAVI: Mobility Assistant for Visually Impaired with Optional Use of Local and Cloud Resources., , , , , , , , , and . VLSID, page 227-232. IEEE, (2019)Efficient Algorithms for Identifying the Minimum Leakage States in CMOS Combinational Logic., , and . VLSI Design, page 240-. IEEE Computer Society, (2004)Representing Feature Quantization Approach Using Spatial-Temporal Relation for Action Recognition., and . PerMIn, volume 7143 of Lecture Notes in Computer Science, page 98-105. Springer, (2012)