( en | de | ru )

 

Disambiguation of "Konczykowska, Agnieszka"

Author of the publication

copydeleteadd this publication to your clipboard
Tunable transmitter for serial 100 Gb/s connectivity inside flexible data centers using hybrid polymer integration.

, , , , , , , , , , , , , , , , , , , and . OFC, page 1-3. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Agnieszka Miedlar

Agnieszka Zientecka

Agnieszka Burzynska

Agnieszka Korfel

Agnieszka Garbers

 

Other publications of authors with the same name

A 40 GSamples/s InP-DHBT Track-and-Hold Amplifier with high dynamic range and large bandwidth., , , and . CSNDSP, page 1-4. IEEE, (2012)The future of multi-terabit datacenter interconnects based on tight co-integration of photonics and electronics technologies., , , , , , , , , and 14 other author(s). OFC, page 1-3. IEEE, (2023)160-Gbaud coherent receiver based on 100-GHz bandwidth, 240-GS/s analog-to-digital conversion., , , , , , , , , and 4 other author(s). OFC, page 1-3. IEEE, (2015)InP HBT circuits for high speed ETDM systems., , , , and . ISCAS (2), page 504-507. IEEE, (1999)InGaAs/InP DHBT technology and design methodology for over 40 Gb/s optical communication circuits., , , , , , , , and . IEEE J. Solid State Circuits, 36 (9): 1321-1327 (2001)InP HBT driver circuit optimization for high-speed ETDM transmission., , , , , , , , and . IEEE J. Solid State Circuits, 36 (4): 639-647 (2001)High Performance Electronics for High-Speed Optical Transceivers in Datacom and Telecom Applications., , , , and . ECOC, page 1-3. IEEE, (2017)Pleasures, Perils and Pitfalls of Symbolic Analysis., , , , , , and . ISCAS, page 451-457. IEEE, (1994)Direct detection transceiver at 150-Gbit/s net data rate using PAM 8 for optical interconnects., , , , , , , , , and 1 other author(s). ECOC, page 1-3. IEEE, (2015)Interconnect layout macromodelling and simulation in high speed circuits., and . ISCAS, page 125-128. IEEE, (2000)