( en | de | ru )

 

Disambiguation of "Cong, Jason"

Author of the publication

copydeleteadd this publication to your clipboard
Interconnect Estimation and Dlanning for Deep Submicron Designs.

, and . DAC, page 507-510. ACM Press, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ian Jason

Irene Congehl

Martha Congehl

Salvador Congost Zimmermann

Lina Cong

 

Other publications of authors with the same name

Multi-level placement for large-scale mixed-size IC designs., , and . ASP-DAC, page 325-330. ACM, (2003)CHARM: Composing Heterogeneous AcceleRators for Matrix Multiply on Versal ACAP Architecture., , , , , , , , , and 3 other author(s). FPGA, page 153-164. ACM, (2023)PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs., , , , , and . FCCM, page 12-22. IEEE, (2023)FANS: FPGA-Accelerated Near-Storage Sorting., , , , and . FCCM, page 106-114. IEEE, (2021)TopSort: A High-Performance Two-Phase Sorting Accelerator Optimized on HBM-based FPGAs., , , , and . FCCM, page 1. IEEE, (2022)Using Data Compression for Optimizing FPGA-Based Convolutional Neural Network Accelerators., , , , and . APPT, volume 10561 of Lecture Notes in Computer Science, page 14-26. Springer, (2017)Overview of Center for Domain-Specific Computing.. J. Comput. Sci. Technol., 26 (4): 632-635 (2011)A new generation of C-base synthesis tool and domain-specific computing.. SoCC, page 386. IEEE, (2008)Interconnect synthesis of heterogeneous accelerators in a shared memory architecture., and . ISLPED, page 359-364. IEEE, (2015)Live Demonstration: Real-Time Calcium Trace Extraction from Large-Field-of-View Miniscope., , , , , and . BioCAS, page 1. IEEE, (2021)