( en | de | ru )

 

Disambiguation of "Kandemir, Mahmut T."

Author of the publication

copydeleteadd this publication to your clipboard
Improving bank-level parallelism for irregular applications.

, , , and . MICRO, page 57:1-57:12. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Melih Kandemir

Judith Kandemir

Yasemin Kandemir

Bahadir Kandemir

Mahmut Günay

 

Other publications of authors with the same name

Using Task Recomputation During Application Mapping in Parallel Embedded Architectures., , and . CDES, page 29-35. CSREA Press, (2006)Energy-Aware Code Replication for Improving Reliability in Embedded Chip Multiprocessors., , , and . SoCC, page 77-78. IEEE, (2006)The design and use of simplepower: a cycle-accurate energy estimation tool., , , and . DAC, page 340-345. ACM, (2000)Hybrid-comp: A criticality-aware compressed last-level cache., , , and . ISQED, page 25-30. IEEE, (2018)Application mapping for chip multiprocessors., , , and . DAC, page 620-625. ACM, (2008)Cashing in on hints for better prefetching and caching in PVFS and MPI-IO., , , , and . HPDC, page 191-202. ACM, (2010)An ilp based approach to reducing energy consumption in nocbased CMPS., , and . ISLPED, page 411-414. ACM, (2007)An evaluation of code and data optimizations in the context of disk power reduction., , and . ISLPED, page 209-214. ACM, (2005)Locality-conscious workload assignment for array-based computations in MPSOC architectures., and . DAC, page 95-100. ACM, (2005)A helper thread based dynamic cache partitioning scheme for multithreaded applications., , and . DAC, page 954-959. ACM, (2011)