( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
FPGA implementation of a Deep Belief Network architecture for character recognition using stochastic computation.

, , , и . CISS, стр. 1-5. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Lisa Sannicandro

Kayode Momodu

Clemens Sanning

Sikiru Adigun Sanni

Petra Sanning

 

Другие публикации лиц с тем же именем

A Charge-Based Architecture for Energy-Efficient Vector-Vector Multiplication in 65nm CMOS., , , , и . ISCAS, стр. 1-5. IEEE, (2018)FPGA implementation of a Deep Belief Network architecture for character recognition using stochastic computation., , , и . CISS, стр. 1-5. IEEE, (2015)A Mixed-Signal Successive Approximation Architecture for Energy-Efficient Fixed-Point Arithmetic in 16nm FinFET., и . ISCAS, стр. 1-5. IEEE, (2019)Bio-inspired system architecture for energy efficient, BIGDATA computing with application to wide area motion imagery., , , , , , , , , и 2 other автор(ы). LASCAS, стр. 1-6. IEEE, (2016)FPGA emulation of a spike-based, stochastic system for real-time image dewarping., , , , , и . MWSCAS, стр. 1-4. IEEE, (2015)A RISC-V Neuromorphic Micro-Controller Unit (vMCU) with Event-Based Physical Interface and Computational Memory for Low-Latency Machine Perception and Intelligence at the Edge., , , , , , , , , и 1 other автор(ы). ISCAS, стр. 1-5. IEEE, (2023)A Historical Perspective on Hardware AI Inference, Charge-Based Computational Circuits and an 8 bit Charge-Based Multiply-Add Core in 16 nm FinFET CMOS., и . IEEE J. Emerg. Sel. Topics Circuits Syst., 9 (3): 532-543 (2019)