( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Self-characterization of Combinatorial Circuit Delays in FPGAs.

, , и . FPT, стр. 17-23. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jona J S Kayser

Miriam J S Leis

Yun-j ng S

Benjamin S J Wolpert

Yu-j ng S

 

Другие публикации лиц с тем же именем

A variation-adaptive retiming method exploiting reconfigurability., , , , и . FPL, стр. 1-4. IEEE, (2013)Ultra-low latency continuous block-parallel stream windowing using FPGA on-chip memory., , , и . FPT, стр. 56-63. IEEE, (2017)Degradation in FPGAs: measurement and modelling., , , и . FPGA, стр. 229-238. ACM, (2010)Improved delay measurement method in FPGA based on transition probability., и . FPGA, стр. 163-172. ACM, (2011)Combating process variation on FPGAS with a precise at-speed delay measurement method., , и . FPL, стр. 703-704. IEEE, (2008)Exploiting stochastic delay variability on FPGAs with adaptive partial rerouting., , , , и . FPT, стр. 254-261. IEEE, (2013)A two-stage variation-aware placement method for FPGAS exploiting variation maps classification., , , , и . FPL, стр. 519-522. IEEE, (2012)Mitigation of process variation effect in FPGAs with partial rerouting method., , , , и . IEICE Electron. Express, 11 (3): 20140011 (2014)High-Throughput Line Buffer Microarchitecture for Arbitrary Sized Streaming Image Processing., , и . J. Imaging, 5 (3): 34 (2019)Measuring and modeling FPGA clock variability., , и . FPGA, стр. 258. ACM, (2008)