( en | de | ru )

 

Disambiguation of "Jutman, Artur"

Author of the publication

copydeleteadd this publication to your clipboard
On in-system programming of non-volatile memories.

, , , and . MIXDES, page 408-413. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Artur Reichmann

Artur Allmendinger

Artur Kühn

Artur Lippmann

Artur Haun

 

Other publications of authors with the same name

Post-Silicon Validation of IEEE 1687 Reconfigurable Scan Networks., , , and . ETS, page 1-6. IEEE, (2019)Invited paper: System-wide fault management based on IEEE P1687 IJTAG., , and . ReCoSoC, page 1-4. IEEE, (2011)On-line fault classification and handling in IEEE1687 based fault management system for complex SoCs., , and . LATS, page 69-74. IEEE, (2016)Learning Digital Test and Diagnostics via Internet., , , , , and . Int. J. Online Eng., (2007)Fast static compaction of tests composed of independent sequences: basic properties and comparison of methods., , and . ICECS, page 445-448. IEEE, (2002)SoC and Board Modeling for Processor-Centric Board Testing., , , and . DSD, page 575-582. IEEE Computer Society, (2011)On-Chip Sensors Data Collection and Analysis for SoC Health Management., , , , and . DFT, page 1-6. IEEE, (2023)Automatic SoC Level Test Path Synthesis Based on Partial Functional Models., , , and . Asian Test Symposium, page 532-538. IEEE Computer Society, (2011)Fault Simulation with Parallel Critical Path Tracing for Combinatorial Circuits Using Structurally Synthesized BDDs., , , and . LATW, page 97-102. IEEE, (2006)Timing simulation of digital circuits with binary decision diagrams., , and . DATE, page 460-466. IEEE Computer Society, (2001)