( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Automatic property generation for formal verification applied to HDL-based design of an on-board computer for space applications.

, , , и . LATW, стр. 1-6. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Djones Vinicius Lettnin

Heinz Lettnin

 

Другие публикации лиц с тем же именем

Improving Simulation Regression Efficiency using a Machine Learning-based Method in Design Verification., , , и . CoRR, (2024)Efficient Stimuli Generation using Reinforcement Learning in Design Verification., , , , , и . CoRR, (2024)Automatic generation of RTL connectivity checkers from SystemC TLM and IP-XACT descriptions., , и . NORCAS, стр. 1-6. IEEE, (2016)Hybrid verificatio of temporal properties in hardware dependent software., и . LATW, стр. 1-6. IEEE, (2011)A methodology for early functional verification of embedded software combining virtual platforms and bounded model checking., и . LATS, стр. 141-146. IEEE, (2016)Semiformal Verification of Software-Controlled Connections., , и . ISVLSI, стр. 556-561. IEEE Computer Society, (2017)ARCHVerifyr: An Embedded Software-Driven Approach for Architecture Verification., , и . ISVLSI, стр. 220-225. IEEE Computer Society, (2018)Electrocardiogram Pattern Recognition by Means of MLP Network and PCA: A Case Study on Equal Amount of Input Signal Types., , , и . SBRN, стр. 200-205. IEEE Computer Society, (2002)A Domain-specific Language for Automated Fault Injection in SystemC Models., , , , и . ICECS, стр. 425-428. IEEE, (2018)A Scalable Approach for Hardware Semiformal Verification., , и . CoRR, (2018)