( en | de | ru )

 

Disambiguation of "Takizawa, Hiroyuki"

Author of the publication

copydeleteadd this publication to your clipboard
A shared cache for a chip multi vector processor.

, , , , , , and . MEDEA@PACT, page 24-29. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiroyuki Tan

Hiroyuki Kobayashi

Chieko Takizawa

Hiroyuki Okamuro

Hiroyuki Takada

 

Other publications of authors with the same name

Evaluating I/O Acceleration Mechanisms of SX-Aurora TSUBASA., , , and . IPDPS Workshops, page 752-759. IEEE, (2021)A Real-time Flood Inundation Prediction on SX-Aurora TSUBASA., , , , , , , and . HIPC, page 192-197. IEEE, (2022)Performance Evaluation of a Next-Generation SX-Aurora TSUBASA Vector Supercomputer., , , , , , and . ISC, volume 13948 of Lecture Notes in Computer Science, page 359-378. Springer, (2023)A power-aware shared cache mechanism based on locality assessment of memory reference for CMPs., , , and . MEDEA@PACT, page 113-120. ACM, (2007)Modeling of cache access behavior based on Zipf's law., , , and . MEDEA@PACT, page 9-15. ACM, (2008)A Method for Reducing Time-to-Solution in Quantum Annealing Through Pausing., and . HPC Asia, page 137-145. ACM, (2022)neoSYCL: a SYCL implementation for SX-Aurora TSUBASA., , and . HPC Asia, page 50-57. ACM, (2021)A Performance Study of Secure Data Mining on the Cell Processor., , and . CCGRID, page 633-638. IEEE Computer Society, (2008)Design and evaluation of a media-oriented vector processor with a multi-banked cache memory., , , , and . ESTIMedia, page 78-87. IEEE, (2013)A media-oriented vector architectural extension with a high bandwidth cache system., , , , and . COOL Chips, page 1-3. IEEE Computer Society, (2012)