( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A shared cache for a chip multi vector processor.

, , , , , , и . MEDEA@PACT, стр. 24-29. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hiroyuki Tan

Hiroyuki Kobayashi

Chieko Takizawa

Hiroyuki Okamuro

Hiroyuki Takada

 

Другие публикации лиц с тем же именем

A Method for Reducing Time-to-Solution in Quantum Annealing Through Pausing., и . HPC Asia, стр. 137-145. ACM, (2022)neoSYCL: a SYCL implementation for SX-Aurora TSUBASA., , и . HPC Asia, стр. 50-57. ACM, (2021)Evaluating I/O Acceleration Mechanisms of SX-Aurora TSUBASA., , , и . IPDPS Workshops, стр. 752-759. IEEE, (2021)A memory bank conflict prevention mechanism for SYCL on SX-Aurora TSUBASA., , , и . CANDAR (Workshops), стр. 217-222. IEEE, (2021)Improving the Accuracy in SpMV Implementation Selection with Machine Learning., , , , и . CANDAR (Workshops), стр. 172-177. IEEE, (2020)Performance Evaluation of a Next-Generation SX-Aurora TSUBASA Vector Supercomputer., , , , , , и . ISC, том 13948 из Lecture Notes in Computer Science, стр. 359-378. Springer, (2023)A power-aware shared cache mechanism based on locality assessment of memory reference for CMPs., , , и . MEDEA@PACT, стр. 113-120. ACM, (2007)Modeling of cache access behavior based on Zipf's law., , , и . MEDEA@PACT, стр. 9-15. ACM, (2008)A Real-time Flood Inundation Prediction on SX-Aurora TSUBASA., , , , , , , и . HIPC, стр. 192-197. IEEE, (2022)Design and evaluation of a media-oriented vector processor with a multi-banked cache memory., , , , и . ESTIMedia, стр. 78-87. IEEE, (2013)