( en | de | ru )

 

Disambiguation of "Schlichtmann, Ulf"

Author of the publication

copydeleteadd this publication to your clipboard
PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip.

, , , , , and . DAC, page 151:1-151:6. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ulf Schlichtmann

Rosemarie Schlichtmann

Silke Schlichtmann

Hansgeorg Schlichtmann

Kurt Schlichtmann

 

Other publications of authors with the same name

Emulation of an ASIC Power, Temperature and Aging Monitor System for FPGA Prototyping., , , and . IOLTS, page 220-225. IEEE, (2018)Automatic generation of hierarchical placement rules for analog integrated circuits., , , and . ISPD, page 47-54. ACM, (2010)Post-route refinement for high-frequency PCBs considering meander segment alleviation., , , and . ACM Great Lakes Symposium on VLSI, page 323-324. ACM, (2013)Synthesis-based methodology for high-speed multi-modulus divider., , and . SMACD, page 1-4. IEEE, (2016)PROTON: an automatic place-and-route tool for optical networks-on-chip., , , and . ICCAD, page 138-145. IEEE, (2013)Editorial., , , , and . Microelectron. Reliab., (2016)RRAM-based Neuromorphic Computing: Data Representation, Architecture, Logic, and Programming., , , and . DSD, page 423-428. IEEE, (2022)Semi-Supervised Deep Learning for Microcontroller Performance Screening., , , , , and . ETS, page 1-6. IEEE, (2023)Feeding Hungry Models Less: Deep Transfer Learning for Embedded Memory PPA Models : Special Session., and . MLCAD, page 1-6. IEEE, (2021)Relative-Scheduling-Based High-Level Synthesis for Flow-Based Microfluidic Biochips., , , , and . ICCAD, page 1-9. IEEE, (2021)