Author of the publication

Energy-Aware Adaptive Checkpointing in Embedded Real-Time Systems.

, and . DATE, page 10918-10925. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Mathematical Modeling of Intellectual Property Protection Using Partially-Mergeable Cores., , , and . PDPTA, CSREA Press, (2000)Multi-site test optimization for multi-Vdd SoCs using space- and time- division multiplexing., , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs., , and . DAC, page 685-690. ACM, (2002)Digital Microfluidic Biochips: Towards Functional Diversity, More than Moore, and Cyberphysical Integration.. ACM Great Lakes Symposium on VLSI, page 1. ACM, (2015)Digital microfluidic biochips: functional diversity, more than moore, and cyberphysical systems., , and . CODES+ISSS, page 377-378. ACM, (2011)Authentication of sensor network flooding based on neighborhood cooperation., and . WCNC, page 665-670. IEEE, (2006)Cross-contamination avoidance for droplet routing in digital microfluidic biochips., and . DATE, page 1290-1295. IEEE, (2009)Thwarting Bio-IP Theft Through Dummy-Valve-Based Obfuscation., , , , , and . IEEE Trans. Inf. Forensics Secur., (2021)Bio-Protocol Watermarking on Digital Microfluidic Biochips., , , , and . IEEE Trans. Inf. Forensics Secur., 14 (11): 2901-2915 (2019)Probabilistic Fault Grading for AI Accelerators using Neural Twins., , and . ISVLSI, page 333-338. IEEE, (2022)