Author of the publication

Design of a low power multistandard transceiver chain based on current-reuse VCO.

, , , , and . SoCC, page 393-396. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of low phase noise K-band Voltage-Controlled Oscillator using 180 nm CMOS and integrated passive device technologies., , and . NORCHIP, page 1-4. IEEE, (2014)3.5 GHz triple cascaded current-reuse low noise amplifier., , , , , , and . NORCHIP, page 1-4. IEEE, (2013)Low Power, 11.8 Gbps 27-1 Pseudo-Random Bit Sequence Generator in 65 nm standard CMOS., , and . ICECS, page 318-321. IEEE, (2019)Subsampling phase-locked loop behavioural modelling approach for phase noise evaluation., , and . NORCAS, page 1-4. IEEE, (2017)Highly linear and reliable low band class-O RF power amplifier in 130 nm CMOS technology for 4G LTE applications., , , and . NORCAS, page 1-4. IEEE, (2015)A compact 0.3-10 GHz broadband stacked amplifier in 65nm standard CMOS., , and . NORCAS, page 1-4. IEEE, (2015)Wideband complementary CMOS VCO with capacitive-source-degeneration technique., , , and . EUROCON, page 287-291. IEEE, (2017)Influence of Amplitude and Phase Imbalance on a Y-band Bootstrapped Frequency Doubler using 130-nm SiGe Technology., , and . PRIME, page 5-8. IEEE, (2022)Design of a low power multistandard transceiver chain based on current-reuse VCO., , , , and . SoCC, page 393-396. IEEE, (2014)16 Gbps, 19.6mW Ultralow-Power-Consumption Continuous-phase Frequency-shift-keying Transmitter in 65 nm CMOS technology., , and . ISCAS, page 1993-1997. IEEE, (2022)