( en | de | ru )

 

Disambiguation of "Banerjee, Kaustav"

Author of the publication

copydeleteadd this publication to your clipboard
2D electronics: Graphene and beyond.

, , , , , and . ESSDERC, page 37-44. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kaustav Nandy

Abhishek Banerjee

Prabuddha Banerjee

Mita Banerjee

Nandakishore Banerjee

 

Other publications of authors with the same name

Effects of non-uniform substrate temperature on the clock signal integrity in high performance designs., , and . CICC, page 233-236. IEEE, (2001)A fast analytical technique for estimating the bounds of on-chip clock wire inductance., , , and . CICC, page 241-244. IEEE, (2001)Introspective 3D chips., , , , , and . ASPLOS, page 264-273. ACM, (2006)Are carbon nanotubes the future of VLSI interconnections?, and . DAC, page 809-814. ACM, (2006)A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates., , and . DAC, page 977-982. ACM, (2006)Performance analysis and technology of 3-D ICs., , , and . SLIP, page 85-90. ACM, (2000)On Thermal Effects in Deep Sub-Micron VLSI Interconnects., , , and . DAC, page 885-891. ACM Press, (1999)Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS., , , and . DAC, page 893-896. ACM, (2010)Inductance Aware Interconnect Scaling., and . ISQED, page 43-47. IEEE Computer Society, (2002)Analysis and optimization of substrate noise coupling in single-chip RF transceiver design., , and . ICCAD, page 309-316. ACM / IEEE Computer Society, (2002)