Author of the publication

Hierarchical gate-level verification of speed-independent circuits.

, , and . ASYNC, page 128-137. IEEE Computer Society, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Eliminating Excessive Dynamism of Dataflow Circuits Using Model Checking., , , and . FPGA, page 27-37. ACM, (2023)Seto: A Framework for the Decomposition of Petri Nets and Transition Systems., , and . DSD, page 669-677. IEEE, (2023)Optimizing CMOS Circuits for Low Power Using Transistor Reordering., and . ED&TC, page 219-223. IEEE Computer Society, (1996)Integrating formal verification in an online judge for e-Learning logic circuit design., , , and . SIGCSE, page 451-456. ACM, (2012)Synthesis of synchronous elastic architectures., , and . DAC, page 657-662. ACM, (2006)Timing-driven N-way decomposition., , and . ACM Great Lakes Symposium on VLSI, page 363-368. ACM, (2009)Time elastic digital systems and Petri Nets., and . ACSD, page 1-2. IEEE, (2008)Working-zone encoding for reducing the energy in microprocessor address buses., , and . IEEE Trans. Very Large Scale Integr. Syst., 6 (4): 568-572 (1998)Computing the full quotient in bi-decomposition by approximation., , , and . DATE, page 580-585. IEEE, (2020)Petri Net Analysis Using Boolean Manipulation., , , and . Application and Theory of Petri Nets, volume 815 of Lecture Notes in Computer Science, page 416-435. Springer, (1994)