( en | de | ru )

 

Disambiguation of "Martins, Rui Paulo"

Author of the publication

copydeleteadd this publication to your clipboard
A 12V-to-PoL CCC-Based Easy-Scalable Multiple-Phase Hybrid Converter with Auto VCF Balancing and Inactive CF Charging.

, , , , and . CICC, page 1-2. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paulo Martins Engel

Paulo Ney Aguiar Martins

Milan Paulovic

Manuel António Paulo

Hartwig Paulo

 

Other publications of authors with the same name

An 11b 900 MS/s time-interleaved sub-ranging pipelined-SAR ADC., , , and . ESSCIRC, page 211-214. IEEE, (2014)A front-to-back-end modeling of I/Q mismatch effects in a complex-IF receiver for image-rejection enhancement., , and . ICECS, page 631-634. IEEE, (2003)9.6 A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial-Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration., , , and . ISSCC, page 164-166. IEEE, (2020)A 7.8-mW 5-b 5-GS/s Dual-Edges-Triggered Time-Based Flash ADC., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (8): 1966-1976 (2017)A 220-MHz Bondwire-Based Fully-Integrated KY Converter With Fast Transient Response Under DCM Operation., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (11): 3984-3995 (2018)A robust 3rd order low-distortion multi-bit sigma-delta modulator with reduced number of op-amps for WCDMA., , and . ISCAS (4), page 3099-3102. IEEE, (2005)A novel semi-MASH sub-stage for high-order cascade sigma-delta modulators., , and . ISCAS (4), page 3095-3098. IEEE, (2005)High-frequency low-power multirate SC realizations for NTSC/PAL digital video filtering., , and . ISCAS (1), page 204-207. IEEE, (2001)A dual-mode low-distortion sigma-delta modulator with relaxing comparator accuracy., , and . ISCAS, IEEE, (2006)A power-efficient 1.056 GS/s resolution-switchable 5-bit/6-bit flash ADC for UWB applications., , , and . ISCAS, IEEE, (2006)