( en | de | ru )

 

Disambiguation of "Liang, Xiaoyao"

Author of the publication

copydeleteadd this publication to your clipboard
Gzippo: Highly-Compact Processing-in-Memory Graph Accelerator Alleviating Sparsity and Redundancy.

, , , , , , , , and . ICCAD, page 115:1-115:9. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Liang

Liang-Liang Fu

Shu Chuan Liang

Dsin Dshin Liang

Qian Liang

 

Other publications of authors with the same name

Bank stealing for conflict mitigation in GPGPU Register File., , , , , and . ISLPED, page 55-60. IEEE, (2015)A Hint Frequency Based Approach to Enhancing the I/O Performance of Multilevel Cache Storage Systems., , , , , , and . J. Comput. Sci. Technol., 32 (2): 312-328 (2017)ITT-RNA: Imperfection Tolerable Training for RRAM-Crossbar-Based Deep Neural-Network Accelerator., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (1): 129-142 (2021)RealArch: A Real-Time Scheduler for Mapping Multi-Tenant DNNs on Multi-Core Accelerators., , and . ICCD, page 158-165. IEEE, (2023)Contrastive Learning Based Stain Normalization Across Multiple Tumor in Histopathology., , , and . MICCAI (8), volume 12908 of Lecture Notes in Computer Science, page 571-580. Springer, (2021)Invocation-driven neural approximate computing with a multiclass-classifier and multiple approximators., , , , , , and . ICCAD, page 50. ACM, (2018)Selective Detection and Segmentation of Cervical Cells., , , , , and . ICBBT, page 55-61. ACM, (2019)A Process-Variation-Tolerant Floating-Point Unit with Voltage Interpolation and Variable Latency., , and . ISSCC, page 404-405. IEEE, (2008)Improving Neural Network Efficiency via Post-training Quantization with Adaptive Floating-Point., , , , , , , and . ICCV, page 5261-5270. IEEE, (2021)PRArch: Pattern-Based Reconfigurable Architecture for Deep Neural Network Acceleration., , , and . HPCC/DSS/SmartCity, page 122-129. IEEE, (2020)