( en | de | ru )

 

Disambiguation of "Jaiswal, Manish Kumar"

Author of the publication

copydeleteadd this publication to your clipboard
Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA.

, and . ICIIS, page 1-4. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Manish Kumar

Manoj Kumar Jaiswal

Ashok Kumar Jaiswal

Manish Kumar Aneja

Himjyot Jaiswal

 

Other publications of authors with the same name

Configurable Architectures for Multi-Mode Floating Point Adders., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (8): 2079-2090 (2015)Dual-mode double precision division architecture., and . MWSCAS, page 1-4. IEEE, (2016)Dual-mode double precision / two-parallel single precision floating point multiplier architecture., and . VLSI-SoC, page 213-218. IEEE, (2015)Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (7): 521-525 (2014)Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA., and . ICIIS, page 1-4. IEEE, (2008)Architecture for Dual-Mode Quadruple Precision Floating Point Adder., , and . ISVLSI, page 249-254. IEEE Computer Society, (2015)Architecture for quadruple precision floating point division with multi-precision support., and . ASAP, page 239-240. IEEE Computer Society, (2016)Universal number posit arithmetic generator on FPGA., and . DATE, page 1159-1162. IEEE, (2018)Real-time object detection and classification for high-speed asymmetric-detection time-stretch optical microscopy on FPGA., , , , , , , and . FPT, page 261-264. IEEE, (2016)Efficient Implementation of Floating-Point Reciprocator on FPGA., and . VLSI Design, page 267-271. IEEE Computer Society, (2009)