( en | de | ru )

 

Disambiguation of "Ashar, Pranav"

Author of the publication

copydeleteadd this publication to your clipboard
Panel: Assertion-Based Verification -What's the Big Deal?

, , , , , , and . HLDVT, page 183. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ashar Javed

Pranav Tendulkar

Pranav Oberoi

Mohamed Ashari

Siamak Asharin-Fard

 

Other publications of authors with the same name

An Edge-endpoint-based Configurable Hardware Architecture for VLSI Layout Design Rule Checking., , and . VLSI Design, 10 (3): 249-263 (2000)Efficient SAT-based bounded model checking for software verification., , , , and . Theor. Comput. Sci., 404 (3): 256-274 (2008)Efficient distributed SAT and SAT-based distributed Bounded Model Checking., , , and . Int. J. Softw. Tools Technol. Transf., 8 (4-5): 387-396 (2006)Exploiting Retiming in a Guided Simulation Based Validation Methodology., , and . CHARME, volume 1703 of Lecture Notes in Computer Science, page 350-353. Springer, (1999)Verification of Embedded Memory Systems using Efficient Memory Modeling, , and . CoRR, (2007)Panel: Assertion-Based Verification -What's the Big Deal?, , , , , , and . HLDVT, page 183. IEEE Computer Society, (2006)Partition-Based Decision Heuristics for Image Computation Using SAT and BDDs., , , , and . ICCAD, page 286-292. IEEE Computer Society, (2001)Scheduling Techniques to Enable Power Management., , , and . DAC, page 349-352. ACM Press, (1996)Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability., , , and . DAC, page 194-199. ACM Press, (1998)Fast functional simulation using branching programs., and . ICCAD, page 408-412. IEEE Computer Society / ACM, (1995)