( en | de | ru )

 

Disambiguation of "Hazelwood, Kim M."

Author of the publication

copydeleteadd this publication to your clipboard
Tradeoffs between power management and tail latency in warehouse-scale applications.

, , , and . IISWC, page 31-40. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Stephan -M Kim

Simon M M Laimer

M. Biswas M. Dam

Marcel M M Kuypers

Bernhard M M Lang

 

Other publications of authors with the same name

Bandana: Using Non-volatile Memory for Storing Deep Learning Models., , , , , , , and . CoRR, (2018)Developer and user-transparent compiler optimization for interactive applications., , , and . PLDI, page 268-281. ACM, (2021)Revealing Compiler Heuristics Through Automated Discovery and Optimization., , , , , and . CGO, page 55-66. IEEE, (2024)Exploring Code Cache Eviction Granularities in Dynamic Optimization Systems., and . CGO, page 89-99. IEEE Computer Society, (2004)Profiling a warehouse-scale computer., , , , , , and . ISCA, page 158-169. ACM, (2015)Q-gym: An Equality Saturation Framework for DNN Inference Exploiting Weight Repetition., , , , , , , , and . PACT, page 291-303. ACM, (2022)A Lightweight Algorithm for Dynamic If-Conversion during Dynamic Optimization., and . IEEE PACT, page 71-80. IEEE Computer Society, (2000)MLPerf Training Benchmark., , , , , , , , , and 22 other author(s). MLSys, mlsys.org, (2020)Adaptive Online Context-Sensitive Inlining., and . CGO, page 253-264. IEEE Computer Society, (2003)Code Cache Management Schemes for Dynamic Optimizers., and . Interaction between Compilers and Computer Architectures, page 102-110. IEEE Computer Society, (2002)