( en | de | ru )

 

Disambiguation of "Kim, Kinam"

Author of the publication

copydeleteadd this publication to your clipboard
A 1920×1080 3.65μm-pixel 2D/3D image sensor with split and binning pixel structure in 0.11pm standard CMOS.

, , , , , and . ISSCC, page 396-398. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ky ng Kim

Die Artikelstruktur in passiven zweisprachigen Wörterbüchern Deutsch-Koreanisch: Konzeption zur Erstellung eines zweisprachigen Lernerwörterbuchs Deutsch-Koreanisch. Uni Heidelberg, (2008)

Kison Kim

Wonchan Kim

Kim Kressel

Sangho Kim

 

Other publications of authors with the same name

Future silicon technology.. ESSCIRC, page 1-6. IEEE, (2012)Emerging memory technologies., , , and . CICC, page 423-426. IEEE, (2005)Vision-Based Object-Centric Safety Assessment Using Fuzzy Inference: Monitoring Struck-By Accidents with Moving Objects., , and . J. Comput. Civ. Eng., (2016)An 80 nm 4 Gb/s/pin 32 bit 512 Mb GDDR4 Graphics DRAM With Low Power and Low Noise Data Bus Inversion., , , , , , , , , and 14 other author(s). IEEE J. Solid State Circuits, 43 (1): 121-131 (2008)A 512 Mb Two-Channel Mobile DRAM (OneDRAM) With Shared Memory Array., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 43 (11): 2381-2389 (2008)1.1 Silicon technologies and solutions for the data-driven world.. ISSCC, page 1-7. IEEE, (2015)A 1920×1080 3.65μm-pixel 2D/3D image sensor with split and binning pixel structure in 0.11pm standard CMOS., , , , , and . ISSCC, page 396-398. IEEE, (2012)1.2V 1.6Gb/s 56nm 6F2 4Gb DDR3 SDRAM with hybrid-I/O sense amplifier and segmented sub-array architecture., , , , , , , , , and 5 other author(s). ISSCC, page 128-129. IEEE, (2009)The Forgotten.. SIGGRAPH Asia Computer Animation Festival, page 13:1. ACM, (2011)A 60nm 6Gb/s/pin GDDR5 Graphics DRAM with Multifaceted Clocking and ISI/SSN-Reduction Techniques., , , , , , , , , and 16 other author(s). ISSCC, page 278-279. IEEE, (2008)