Author of the publication

A pipelined scalable high-throughput implementation of a near-ML K-best complex lattice decoder.

, , and . ICASSP, page 3173-3176. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A low-power 10-Bit 40-MS/s pipeline ADC using extended capacitor sharing., , and . ISCAS, page 1147-1150. IEEE, (2014)VLSI implementation of a hardware-optimized lattice reduction algorithm for WiMAX/LTE MIMO detection., , and . ISCAS, page 3541-3544. IEEE, (2010)A 0.13µm CMOS 655Mb/s 4×4 64-QAM K-Best MIMO detector., and . ISSCC, page 256-257. IEEE, (2009)A 675 Mbps, 4 × 4 64-QAM K-Best MIMO Detector in 0.13 µm CMOS., and . IEEE Trans. Very Large Scale Integr. Syst., 20 (1): 135-147 (2012)A low complexity architecture for the cell search applied to the LTE systems., , , and . ICECS, page 300-303. IEEE, (2012)A Low-complexity High-speed QR Decomposition Implementation for MIMO Receivers., , and . ISCAS, page 33-36. IEEE, (2009)Performance analysis of lattice-reduction algorithms for a novel LR-compatible K-Best MIMO detector., , and . ISCAS, page 701-704. IEEE, (2011)Scalable VLSI architecture for K-best lattice decoders., and . ISCAS, page 940-943. IEEE, (2008)Fast Fourier-Based Implementation of Synthetic Aperture Radar Algorithm for Multistatic Imaging System., , , and . IEEE Trans. Instrumentation and Measurement, 68 (9): 3339-3349 (2019)Symmetric split-row LDPC decoders., and . ISCAS, page 1-4. IEEE, (2017)