( en | de | ru )

 

Disambiguation of "Ito, Tomohiko"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.9-V 12-bit 40-MSPS Pipeline ADC for Wireless Receivers.

, and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (2): 395-401 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tomohiko Abe

Nobutaka Ito

Takao Ito

Akio Ito

Hisao Ito

 

Other publications of authors with the same name

An interactive sketch-based CAD interface realizing geometrical and topological editing across multiple objects based on fuzzy logic., , , and . Comput. Graph., (2022)A 1.2 V, 24 mW/ch, 10 bit, 80 MSample/s Pipelined A/D Converters., , , , and . CICC, page 501-504. IEEE, (2006)Over-sketching Operation to Realize Geometrical and Topological Editing across Multiple Objects in Sketch-based CAD Interface., , , and . IUI Companion, page 49-51. ACM, (2021)A 0.9-V 12-bit 40-MSPS Pipeline ADC for Wireless Receivers., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 93-A (2): 395-401 (2010)55-mW 200-MSPS 10-bit pipeline ADCs for wireless receivers., , , , and . ESSCIRC, page 527-530. IEEE, (2005)55-mW, 1.2-V, 12-bit, 100-MSPS Pipeline ADCs for Wireless Receivers., , , , and . IEICE Trans. Electron., 91-C (6): 887-893 (2008)A 10-bit, 200-MSPS, 105-mW pipeline A-to-D converter., , , , and . IEICE Electron. Express, 2 (15): 429-433 (2005)An infinite-resolution grid snapping technique based on fuzzy theory., , , , , and . Appl. Soft Comput., (2020)Correction to Ä 2 Gb/s Throughput CMOS Transceiver Chipset With In-Package Antenna for 60 GHz Short-Range Wireless Communication"., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 48 (6): 1540 (2013)A -70dBm-sensitivity 522Mbps 0.19nJ/bit-TX 0.43nJ/bit-RX transceiver for TransferJet™ SoC in 65nm CMOS., , , , , , , , , and 8 other author(s). VLSIC, page 74-75. IEEE, (2012)