( en | de | ru )

 

Disambiguation of "Sidiropoulos, Harry"

Author of the publication

copydeleteadd this publication to your clipboard
Algorithmic and memory optimizations on multiple application mapping onto FPGAs.

, , , and . SAMOS, page 146-153. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Walther Harry

Charalambos Sidiropoulos

Melanie Sidiropoulos

Georges Sidiropoulos

Leonidas Sidiropoulos

 

Other publications of authors with the same name

From Knights Corner to Landing: A Case Study Based on a Hodgkin-Huxley Neuron Simulator., , , , , and . ISC Workshops, volume 10524 of Lecture Notes in Computer Science, page 363-375. Springer, (2017)A Framework for Architecture-Level Exploration of 3-D FPGA Platforms., , and . PATMOS, volume 6951 of Lecture Notes in Computer Science, page 298-307. Springer, (2011)On Supporting Efficient Partial Reconfiguration with Just-In-Time Compilation., , , , and . IPDPS Workshops, page 328-335. IEEE Computer Society, (2012)A novel simulator for extended Hodgkin-Huxley neural networks., , , , , and . BIBE, page 395-402. IEEE, (2020)A Framework for Architecture-Level Exploration of Communication Intensive Applications onto 3-D FPGAs., , and . FPL, page 30-33. IEEE Computer Society, (2011)The VINEYARD Framework for Heterogeneous Cloud Applications: The BrainFrame Case., , , and . DASIP, page 70-75. IEEE, (2018)NAROUTO: An open-source framework for supporting architecture-level exploration at heterogeneous FPGAS., , and . ICECS, page 527-530. IEEE, (2010)A Methodology and Tool Framework for Supporting Rapid Exploration of Memory Hierarchies in FPGAs., , and . FPL, page 238-243. IEEE Computer Society, (2011)Efficient C level hardware design for floating point biomedical DSP applications., , , and . BIBE, page 1-4. IEEE Computer Society, (2013)Algorithmic and memory optimizations on multiple application mapping onto FPGAs., , , and . SAMOS, page 146-153. IEEE, (2017)