Author of the publication

Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-VDD SRAM's.

, , , , , , , , , and . IEICE Trans. Electron., 88-C (4): 760-767 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Permutational Boltzmann Machine with Parallel Tempering for Solving Combinatorial Optimization Problems., , , , , and . PPSN (1), volume 12269 of Lecture Notes in Computer Science, page 317-331. Springer, (2020)A 60-GHz 1.65mW 25.9% locking range multi-order LC oscillator based injection locked frequency divider in 65nm CMOS., , , , , , and . CICC, page 1-4. IEEE, (2010)MAQO: A Scalable Many-Core Annealer for Quadratic Optimization., , , , , and . VLSI Technology and Circuits, page 76-77. IEEE, (2022)Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-VDD SRAM's., , , , , , , , , and . IEICE Trans. Electron., 88-C (4): 760-767 (2005)9.7 A 0.33nJ/b IEEE802.15.6/proprietary-MICS/ISM-band transceiver with scalable data-rate from 11kb/s to 4.5Mb/s for medical applications., , , , , , , , , and 5 other author(s). ISSCC, page 170-171. IEEE, (2014)A 3.5mW 315/400MHz IEEE802.15.6/proprietary mode digitally-tunable radio SoC with integrated digital baseband and MAC processor in 40nm CMOS., , , , , , , , , and 7 other author(s). VLSIC, page 94-. IEEE, (2015)A single-40Gb/s dual-20Gb/s serializer IC with SFI-5.2 interface in 65nm CMOS., , , , , , , , , and 8 other author(s). ISSCC, page 360-361. IEEE, (2009)A fully integrated triple-band CMOS power amplifier for WCDMA mobile handsets., , , , , , , , , and 10 other author(s). ISSCC, page 86-88. IEEE, (2012)Radio channel characterization for 400 MHz implanted devices., , , , , , , and . WCNC, page 293-298. IEEE, (2014)MAQO: A Scalable Many-Core Annealer for Quadratic Optimization on a Stratix 10 FPGA., , , , , and . FPGA, page 155. ACM, (2022)