( en | de | ru )

 

Disambiguation of "Diener, Matthias"

Author of the publication

copydeleteadd this publication to your clipboard
Memory Performance and Bottlenecks in Multicore and GPU Architectures.

, , , , , , and . PDP, page 233-236. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Matthias Diener

Ludwig Diener

Willi Diener

Dorothea Diener

Rudolf Diener

 

Other publications of authors with the same name

Managing Power Demand and Load Imbalance to Save Energy on Systems with Heterogeneous CPU Speeds., , , and . SBAC-PAD, page 72-79. IEEE, (2019)Characterizing the Sharing Behavior of Applications Using Software Transactional Memory., , , and . Bench, volume 12614 of Lecture Notes in Computer Science, page 3-21. Springer, (2020)Reconfigurable Vector Extensions inside the DRAM., , , and . ReCoSoC, page 1-6. IEEE, (2015)Communication in Shared Memory: Concepts, Definitions, and Efficient Detection., , , and . PDP, page 151-158. IEEE Computer Society, (2016)Optimizing memory affinity with a hybrid compiler/OS approach., , , , and . Conf. Computing Frontiers, page 221-229. ACM, (2017)Current Requirements and Implementations in the field of Web Tracking in the pre-age of E-Privacy Regulation., , and . ECIS, (2021)Thread Affinity in Software Transactional Memory., , , and . ISPDC, page 180-187. IEEE, (2020)Large vector extensions inside the HMC., , , and . DATE, page 1249-1254. IEEE, (2016)Online Sharing-Aware Thread Mapping in Software Transactional Memory., , , and . SBAC-PAD, page 35-42. IEEE, (2020)UIUC-PPL/charm: Charm++ version 6.10.2., , , , , , , , , and 68 other author(s). (August 2020)