Author of the publication

New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors.

, , , , , and . IBM J. Res. Dev., 47 (5-6): 653-670 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power Wall.. Encyclopedia of Parallel Computing, Springer, (2011)Parallel Simulation and Test of VLSI Array Logic.. AWOC, volume 319 of Lecture Notes in Computer Science, page 301-311. Springer, (1988)Characterizing Power and Temperature Behavior of POWER6-Based System., , , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (3): 228-241 (2011)Architectural Timing Verification and Test for Super Scalar Processors.. FTCS, page 256-265. IEEE Computer Society, (1994)Instruction Set Design for Support of High-Level Languages. University of Illinois Urbana-Champaign, USA, (1983)Preface.. IBM J. Res. Dev., 41 (3): 204 (1997)Power-performance simulation: design and validation strategies., , and . SIGMETRICS Perform. Evaluation Rev., 31 (4): 13-18 (2004)Addressing failures in exascale computing., , , , , , , , , and 18 other author(s). Int. J. High Perform. Comput. Appl., 28 (2): 129-173 (2014)HetSched: Quality-of-Mission Aware Scheduling for Autonomous Vehicle SoCs., , , , , , , , and . CoRR, (2022)Energy-aware meeting scheduling algorithms for smart buildings., , and . BuildSys@SenSys, page 161-168. ACM, (2012)