Author of the publication

A 400-Gb/s 64-QAM Optical Receiver with Monolithically Integrated TIA and Balanced-PD in 45-nm SOI CMOS.

, , , , , , , , , , and . ICTA, page 186-187. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.144 mm212.5-16GHz PVT-Tolerant Dual-Path Offset-Charge-Pump-Based Fractional-N PLL Achieving 72.9 fSRMs Jitter, -271.5dB FoMN, and Sub-10% Jitter Variation., , , , , , , , , and . CICC, page 1-2. IEEE, (2024)A $4 112-Gb/s$ PAM-4 Silicon-Photonic Transceiver Front-End for Linear-Drive Co-Packaged Optics., , , , , , , , , and 6 other author(s). A-SSCC, page 1-3. IEEE, (2023)A 400-Gb/s 64-QAM Optical Receiver with Monolithically Integrated TIA and Balanced-PD in 45-nm SOI CMOS., , , , , , , , , and 1 other author(s). ICTA, page 186-187. IEEE, (2023)A Fast-Transient Capacitor-Less Low-Dropout Regulator for Wideband Optical Transceivers., , , , , , and . ICTA, page 257-258. IEEE, (2021)A 4×25Gb/s De-Serializer with Baud-Rate Sampling CDR and Standing-Wave Clock Distribution for NIC Optical Interconnects., , , , , , , and . ICTA, page 253-254. IEEE, (2021)A 56Gb/s De-serializer with PAM-4 CDR for Chiplet Optical-I/O., , , , , , , , , and 2 other author(s). ICTA, page 1-2. IEEE, (2022)A 2λ×100 Gb/s Optical Receiver with Si-Photonic Micro-Ring Resonator and Photo-Detector for DWDM Optical-IO., , , , , , , , and . CICC, page 1-2. IEEE, (2024)A 50-Gb/s NRZ Receiver Targeting Low-Latency Multi-Chip Module Optical I/O in 45-nm SOI CMOS., , , , , , , , , and 5 other author(s). APCCAS, page 360-363. IEEE, (2022)A O.4V-VDD 2.25-to-2.75GHz ULV-SS-PLL Achieving 236.6fsrms Jitter, -253.8dB Jitter-Power FoM, and -76.1dBc Reference Spur., , , , , , , , and . ISSCC, page 86-87. IEEE, (2023)A 0.0035-mm2 0.42-pJ/bit 8-32-Gb/s Reference-Less CDR Incorporating Adaptively-Biased ChargeSharing Integrator, Alexander PFD, and 1-Tap DFE., , , , , , , , , and 1 other author(s). ESSCIRC, page 177-180. IEEE, (2023)