( en | de | ru )

 

Disambiguation of "Matsuoka, Hiroshi"

Author of the publication

copydeleteadd this publication to your clipboard
A FPGA implementation of the two-dimensional Digital Huygens' Model.

, , , , , , , and . FPT, page 304-307. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yoky Matsuoka

Hiroshi Kawabe

Hiroshi Murata

Hiroshi Kubota

Hiroshi Uchida

 

Other publications of authors with the same name

Optical interconnections for parallel and distributed computing., and . Proc. IEEE, 88 (6): 849-855 (2000)A prototype router for the massively parallel computer RWC-1., , , , , and . ICCD, page 279-284. IEEE Computer Society, (1995)Japanese Sentence Analysis For Automatic Indexing., , and . COLING, page 514-519. (1980)A Case Study of Memory Optimization for Migration of a Plasmonics Simulation Application to SX-ACE., , , , , and . CANDAR, page 521-527. IEEE Computer Society, (2015)Virtual control channel and its application to the massively parallel computer RWC-1., , , , and . HiPC, page 443-448. IEEE Computer Society, (1997)Sound-field lattice gas cellular automaton for real-time acoustic rendering., , , , and . IUCS, page 229-232. IEEE, (2010)A FPGA implementation of the two-dimensional Digital Huygens' Model., , , , , , , and . FPT, page 304-307. IEEE, (2010)An evaluation method on the integrated safeguards based on fuzzy theory., , , and . Inf. Sci., 142 (1-4): 131-150 (2002)Multithread execution mechanisms on RICA-1 for massively parallel computation., , , , and . IEEE PACT, page 116-121. IEEE Computer Society, (1996)Design of a FPGA-based Timing Sharing Architecture for Sound Rendering Applications., , , , , , and . ITNG, page 484-489. IEEE Computer Society, (2012)