Author of the publication

A Fully Integrated Digital Polar Transmitter With Single-Ended Doherty PA and DLL-Based Three-Segment Hybrid DTC in 28 nm CMOS.

, , , , , , , and . IEEE J. Solid State Circuits, 59 (2): 388-399 (February 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.13μm CMOS UWB receiver front-end using passive mixer., , , and . APCCAS, page 288-291. IEEE, (2008)A 14-bit 2-GS/s DAC with SFDR>70dB up to 1-GHz in 65-nm CMOS., , , and . ASICON, page 500-503. IEEE, (2011)A dual-mode analog baseband utilizing digital-assisted calibration for WCDMA/GSM receivers., , , , and . ASICON, page 1058-1061. IEEE, (2011)A 2MHz-BW 96.8dB-SNDR 98dB-SNR CT-Zoom ADC With Residue Feedforward, Redundancy and Fully LMS-Based Calibration., , , , and . ESSCIRC, page 397-400. IEEE, (2023)A 90% peak efficiency single-inductor dual-output buck-boost converter with extended-PWM control., , , and . ISSCC, page 394-396. IEEE, (2011)The implement of digital front end in all-digital quadrature RF transmitter., , , and . ASICON, page 900-903. IEEE, (2017)A Digital ΣΔ Modulated Class-S Transmitter with Two-Step Up-conversion and Filter-less Front End., , , , , and . ISOCC, page 27-28. IEEE, (2018)A Physically Unclonable Function with BER < 0.35% for Secure Chip Authentication Using Write Speed Variation of RRAM., , , , , , , and . ESSDERC, page 54-57. IEEE, (2018)A low-power triple-mode sigma-delta DAC for reconfigurable (WCDMA/TD-SCDMA/GSM) transmitters., , and . ASP-DAC, page 119-120. IEEE, (2011)A constant off-time controlled boost converter with adaptive current sensing technique., , , and . ESSCIRC, page 443-446. IEEE, (2011)