Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Imbalanced Large Graph Learning Framework for FPGA Logic Elements Packing Prediction.

Z. Di, R. Tao, L. Chen, Q. Wu, and Y. Lin. IEEE Trans. Circuits Syst. II Express Briefs, 71 (4): 2034-2038 (April 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lin Lin

Other publications of authors with the same name

Cpp-Taskflow v2: A General-purpose Parallel and Heterogeneous Task Programming System at ScaleT. Huang, D. Lin, Y. Lin, and C. Lin. (2020)cite arxiv:2004.10908Comment: 19 pages, 22 figures, submitted to SC20.Data Efficient Lithography Modeling with Residual Neural Networks and Transfer Learning.Y. Lin, Y. Watanabe, T. Kimura, T. Matsunawa, S. Nojima, M. Li, and D. Pan. ISPD, page 82-89. ACM, (2018)Concurrent Pin Access Optimization for Unidirectional Routing.X. Xu, Y. Lin, V. Livramento, and D. Pan. DAC, page 20:1-20:6. ACM, (2017)Semi-supervised hotspot detection with self-paced multi-task learning.Y. Chen, Y. Lin, T. Gai, Y. Su, Y. Wei, and D. Pan. ASP-DAC, page 420-425. ACM, (2019)Physical Synthesis for Advanced Neural Network Processors.Z. He, P. Liao, S. Liu, Y. Ma, Y. Lin, and B. Yu. ASP-DAC, page 833-840. ACM, (2021)MrDP: multiple-row detailed placement of heterogeneous-sized cells for advanced nodes.Y. Lin, B. Yu, X. Xu, J. Gao, N. Viswanathan, W. Liu, Z. Li, C. Alpert, and D. Pan. ICCAD, page 7. ACM, (2016)GPU Acceleration in VLSI Back-end Design: Overview and Case Studies.Y. Lin. ICCAD, page 168:1-168:4. IEEE, (2020)LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks.W. Ye, M. Alawieh, Y. Lin, and D. Pan. DAC, page 107. ACM, (2019)OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit.J. Mai, J. Wang, Z. Di, G. Luo, Y. Liang, and Y. Lin. ASICON, page 1-4. IEEE, (2023)Concurrent Sign-off Timing Optimization via Deep Steiner Points Refinement.S. Liu, Z. Wang, F. Liu, Y. Lin, B. Yu, and M. Wong. DAC, page 1-6. IEEE, (2023)

BibSonomy

Disambiguation of "Lin, Yibo"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Imbalanced Large Graph Learning Framework for FPGA Logic Elements Packing Prediction.

Please choose a person to relate this publication to

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Lin, Yibo"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Imbalanced Large Graph Learning Framework for FPGA Logic Elements Packing Prediction.

Please choose a person to relate this publication to

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Imbalanced Large Graph Learning Framework for FPGA Logic Elements Packing Prediction.