Author of the publication

Co-Simulating Region-Based Dynamic Voltage Scaling for FPGA Architecture Design.

, , , , and . NorCAS, page 1-7. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Hardware architecture of an Internet Protocol Version 6 processor., , , and . SoCC, page 198-203. IEEE, (2014)Low-power high-speed on-chip asynchronous Wave-pipelined CML SerDes., , , and . SoCC, page 5-10. IEEE, (2014)A 2.5 GHz All-Digital Multiphase DLL and Phase Shifter in 65 nm CMOS using a Scalable Phase-to-Digital Converter., , and . ISCAS, page 1-5. IEEE, (2019)The long way to power efficient, high performance DRAMs., and . PATMOS, page 289-290. IEEE, (2016)A 10 GbE TCP/IP hardware stack as part of a protocol acceleration platform., , , , , and . ICCE-Berlin, page 381-384. IEEE, (2013)Real-time sleep detection and warning system to ensure driver's safety based on EEG., , , and . DDECS, page 231-236. IEEE, (2016)A hardware implementation of the TCP protocol applying TCP-BIC and TCP-CUBIC standards., and . ICM, page 37-40. IEEE, (2016)Applied design and analysis of microsystems., , , , , , and . ED&TC, page 528-532. IEEE Computer Society, (1996)Generation of the HDL-A-model of a micromembrane from its finite-element-description., , , , , , , and . ED&TC, page 108-112. IEEE Computer Society, (1997)Robust design methodology for switched capacitor delta sigma modulators based on current conveyors., and . NEWCAS, page 277-280. IEEE, (2014)