( en | de | ru )

 

Disambiguation of "Lanchares, Juan"

Author of the publication

copydeleteadd this publication to your clipboard
Optimization of Asynchronous Delay-Insensitive Pipeline Latency Using Stage Reorganization and Optimal Stage Parameter Estimation.

, , and . ACSD, page 167-178. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hsiao-Mei Juan

Alexander Juan

Pere Juan i Tous

María Elena Juan Pardo

Pedro Juan-Tous

 

Other publications of authors with the same name

Is the island model fault tolerant?, , , and . GECCO (Companion), page 2737-2744. ACM, (2007)Optimizing L1 cache for embedded systems through grammatical evolution., , , , and . Soft Comput., 20 (6): 2451-2465 (2016)Modelling Asynchronous Systems using Probability Distribution Functions., , , , and . PDP, page 3-11. IEEE Computer Society, (2008)Optimization of Equational Specifications Using Genetic Techniques., , , , and . DSD, page 252-258. IEEE Computer Society, (2002)Partitioning and Placement for Multi-FPGA Systems Using Genetic Algorithms., , and . EUROMICRO, page 1204-1211. IEEE Computer Society, (2000)Improving reliability of embedded systems through dynamic memory manager optimization using grammatical evolution., , , , , and . GECCO, page 1227-1234. ACM, (2010)Optimal Runtime Algorithm to Improve Fault Tolerance of Bus-Based Reconfigurable Designs., , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (4): 914-925 (2020)Hardware design of a model generator based on grammars and cartesian genetic programming for blood glucose prediction., , , and . GECCO Companion, page 55-56. ACM, (2023)Data augmentation and evolutionary algorithms to improve the prediction of blood glucose levels in scarcity of training data., , , , , , and . CEC, page 2193-2200. IEEE, (2017)A Power-Aware Technique for Functional Units in High-Performance Processors., , , , and . DSD, page 456-459. IEEE Computer Society, (2006)