( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Formal Verification of the HAL S1 System Cache Coherence Protocol.

, , и . ICCD, стр. 438-444. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Masahiro Noguchi

Toko Fujita

Buntaro Fujita

Masahiro Ogawa

Masayuki Fujita

 

Другие публикации лиц с тем же именем

Object-oriented analysis and design of hardware/software co-designs with dependence analysis for design reuse., , и . IRI, стр. 318-325. IEEE Systems, Man, and Cybernetics Society, (2005)Tutorial: "Post silicon debug of SOC designs"., и . SoCC, стр. 18. IEEE, (2011)A small biped entertainment robot exploring attractive applications., , , , и . ICRA, стр. 471-476. IEEE, (2003)Program Slicing of Hardware Description Languages., , , , , и . CHARME, том 1703 из Lecture Notes in Computer Science, стр. 298-312. Springer, (1999)Tokio: Logic Programming Language Based on Temporal Logic and its Compilation to Prolog., , , и . ICLP, том 225 из Lecture Notes in Computer Science, стр. 695-709. Springer, (1986)Multiple Error Diagnosis Based on Xlists., , , , и . DAC, стр. 660-665. ACM Press, (1999)Efficient Sum-to-One Subsets Algorithm for Logic Optimization., и . DAC, стр. 443-448. IEEE Computer Society Press, (1992)A new approach for selecting inputs of logic functions during debug., и . ISQED, стр. 166-173. IEEE, (2017)A 48 MHz 880-nW Standby Power Normally-Off MCU with 1 Clock Full Backup and 4.69-μs Wakeup Featuring 60-nm Crystalline In-Ga-Zn Oxide BEOL-FETs., , , , , , , , , и 1 other автор(ы). VLSI Circuits, стр. 48-. IEEE, (2019)An Incremental Automatic Test Pattern Generation Method for Multiple Stuck-at Faults., , и . VTS, стр. 1-6. IEEE, (2019)