Author of the publication

P3 (power-performance-process) optimization of nano-CMOS SRAMusing statistical DOE-ILP.

, , , and . ISQED, page 176-183. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Embedding low cost optimal watermark during high level synthesis for reusable IP core protection., , and . ISCAS, page 974-977. IEEE, (2016)Special section on new circuit and architecture-level solutions for multidiscipline systems.. JETC, 8 (3): 14:1-14:2 (2012)Multi-Phase Obfuscation of Fault Secured DSP Designs With Enhanced Security Feature., , , and . IEEE Trans. Consumer Electronics, 64 (3): 356-364 (2018)Easy-Assist: An Intelligent Haptic-based Affective framework for Assisted Living., , , and . ICCE, page 1-5. IEEE, (2020)Triple-Phase Watermarking for Reusable IP Core Protection During Architecture Synthesis., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (4): 742-755 (2018)Towards robust nano-CMOS sense amplifier design: a dual-threshold versus dual-oxide perspective., , , and . ACM Great Lakes Symposium on VLSI, page 145-150. ACM, (2011)Simscape design flow for memristor based programmable oscillators., , , and . ACM Great Lakes Symposium on VLSI, page 223-224. ACM, (2014)Unified P4 (power-performance-process-parasitic) fast optimization of a Nano-CMOS VCO., , and . ACM Great Lakes Symposium on VLSI, page 303-308. ACM, (2009)A dual watermarking technique for images., , and . ACM Multimedia (2), page 49-51. ACM, (1999)iVAMS 1.0: Polynomial-Metamodel-Integrated Intelligent Verilog-AMS for Fast, Accurate Mixed-Signal Design Optimization., and . CoRR, (2019)