( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Algorithms and Hardware for Efficient Processing of Logic-based Neural Networks.

, , , , и . DAC, стр. 1-6. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Afshin Fayyazi

Laila Arash

Haris Arash-Asish

Arash Mehdiani

Arash Alavi

 

Другие публикации лиц с тем же именем

qCG: A Low-Power Multi-Domain SFQ Logic Design and Verification Framework., , и . ICCD, стр. 446-449. IEEE, (2019)Sparse Periodic Systolic Dataflow for Lowering Latency and Power Dissipation of Convolutional Neural Network Accelerators., , , и . ISLPED, стр. 3:1-3:6. ACM, (2022)SEERAD: A high speed yet energy-efficient rounding-based approximate divider., , , , , и . DATE, стр. 1481-1484. IEEE, (2016)NeuroBlend: Towards Low-Power yet Accurate Neural Network-Based Inference Engine Blending Binary and Fixed-Point Convolutions., , , и . ACM Great Lakes Symposium on VLSI, стр. 730-735. ACM, (2024)Have your QEC and Bandwidth too!: A lightweight cryogenic decoder for common / trivial errors, and efficient bandwidth + execution management otherwise., , , , , , и . CoRR, (2022)ESPRESSO-GPU: Blazingly Fast Two-Level Logic Minimization., , , и . DATE, стр. 1038-1043. IEEE, (2021)VeriSFQ: A Semi-formal Verification Framework and Benchmark for Single Flux Quantum Technology., , , , , и . ISQED, стр. 224-230. IEEE, (2019)A Hybrid Framework for Functional Verification using Reinforcement Learning and Deep Learning., , , , , и . ACM Great Lakes Symposium on VLSI, стр. 367-370. ACM, (2019)CSrram: Area-Efficient Low-Power Ex-Situ Training Framework for Memristive Neuromorphic Circuits Based on Clustered Sparsity., , , , и . ISVLSI, стр. 465-470. IEEE, (2019)NullaNet Tiny: Ultra-low-latency DNN Inference Through Fixed-function Combinational Logic., , , , , и . FCCM, стр. 266-267. IEEE, (2021)