Author of the publication

Energy Efficient Temporal Spatial Information Processing Circuits Based on STDP and Spike Iteration.

, , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (10): 1715-1719 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Advanced Computer Technology for Novel Information Processing Paradigms., , , , and . J. Aerosp. Comput. Inf. Commun., 1 (7): 308-317 (2004)A neuromorphic SLAM architecture using gated-memristive synapses., , , , , , and . Neurocomputing, (2020)Hardware-Based Computational Intelligence for Size, Weight, and Power Constrained Environments., , , , and . Network Science and Cybersecurity, volume 55 of Advances in Information Security, Springer, (2014)Toward Intelligence in Communication Networks: A Deep Learning Identification Strategy for Radio Frequency Fingerprints., , , , and . ISQED, page 204-209. IEEE, (2021)Temporal-encoded 6T-RRAM with Bidirectional Control for Future Neuromorphic Systems., , , and . ISQED, page 1-6. IEEE, (2024)Reservoir Computing in Embedded Systems: Three variants of the reservoir algorithm., , , , and . IEEE Consumer Electronics Magazine, 6 (3): 67-73 (2017)Spike-Time-Dependent Encoding for Neuromorphic Processors., , , , , and . JETC, 12 (3): 23:1-23:21 (2015)Moving Towards Game-Changing Technology: Fabrication and Application of HfO2 RRAM for In-Memory Computing., , , , and . ISQED, page 1-7. IEEE, (2023)Energy Efficient Temporal Spatial Information Processing Circuits Based on STDP and Spike Iteration., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (10): 1715-1719 (2020)Memristor-based synapse design and a case study in reconfigurable systems., , , , and . IJCNN, page 1-6. IEEE, (2013)