( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
High-Speed 2D Parallel MAC Unit Hardware Accelerator for Convolutional Neural Network.

, , и . IntelliSys (1), том 868 из Advances in Intelligent Systems and Computing, стр. 655-663. Springer, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mohamed Abdel Hamid Dessouky

Hisham Dessouky

Abdel-Mageed Dessouky

Adel Omar Dessouky

Mohamed Mohamed

 

Другие публикации лиц с тем же именем

Layout-Oriented Synthesis of High Performance Analog Circuits., , и . DATE, стр. 53-57. IEEE Computer Society / ACM, (2000)Layout stress and proximity aware analog design methodology., , , , , , и . ICECS, стр. 633-636. IEEE, (2012)IPXACT-Based RTL Generation Tool., , , , , , и . NILES, стр. 71-74. IEEE, (2020)Optimally matched current mirror layout pattern generation using genetic optimization., , и . ICM, стр. 145-148. IEEE, (2016)Optimization of the output power of a frequency-up conversion piezoelectric energy harvester., , , и . MWSCAS, стр. 1-4. IEEE, (2016)SystemVerilog assertion debugging: A visualization and pattern matching model., , , и . PACRIM, стр. 385-390. IEEE, (2015)Electrostatic Discharge Physical Verification of 2.5D/3D Integrated Circuits., , и . ISQED, стр. 383-388. IEEE, (2020)A 1V low-power low-noise biopotential amplifier based on flipped voltage follower., , и . ICECS, стр. 539-542. IEEE, (2015)Gm-Free Assisted Opamp Technique for Continuous Time Delta-Sigma Modulators., , , , и . ISCAS, стр. 1-4. IEEE, (2019)Analog layout placement retargeting using Satisfiability Modulo Theories., , и . SMACD, стр. 1-4. IEEE, (2017)