( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A temperature-aware virtual submesh allocation scheme for noc-based manycore chips.

, , и . SPAA, стр. 182-184. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Srikanthan, Thambipillai
add a person with the name Srikanthan, Thambipillai
 

Другие публикации лиц с тем же именем

Partial rerouting algorithm for reconfigurable VLSI arrays., и . ISCAS (5), стр. 641-644. IEEE, (2003)Online Map-Matching of Noisy and Sparse Location Data With Hidden Markov and Route Choice Models., и . IEEE Trans. Intell. Transp. Syst., 18 (9): 2423-2434 (2017)High-throughput image rotation using sign-prediction based redundant cordic algorithm., , и . ICIP, стр. 2833-2836. IEEE, (2004)Ant Colony Optimization based Module Footprint Selection and Placement for Lowering Power in Large FPGA Designs., , , и . ReConFig, стр. 1-8. IEEE, (2018)Rapid estimation of DSPs utilization for efficient high-level synthesis., , and . DSP, page 1261-1265. IEEE, (2015)A MSB-biased self-organizing feature map for still color image compression., , and . APCCAS (2), page 85-88. IEEE, (2002)Preprocessing technique for accelerating reconfiguration of degradable VLSI arrays., , , and . ISCAS, page 2424-2427. IEEE, (2013)Low-complexity pruning for accelerating corner detection., , , and . ISCAS, page 1684-1687. IEEE, (2012)Instruction set customization for area-constrained FPGA designs., , , and . SoCC, page 329-334. IEEE, (2011)Area-delay efficient architecture for MP algorithm using reconfigurable inner-product circuits., , and . ISCAS, page 2628-2631. IEEE, (2014)