( en | de | ru )

 

Disambiguation of "Visweswaran, G. S."

Author of the publication

copydeleteadd this publication to your clipboard
A Low Power 256 KB SRAM Design.

, , , , and . VLSI Design, page 67-71. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Markus -G S Zweckstetter

Davide G S Donati

Andrew G S Osborne

Luis Silva Santisteban G S

Detlev G S Thilo-Körner

 

Other publications of authors with the same name

Novel Digital Differentiator and Corresponding Fractional Order Differentiator Models., , , and . SIGMAP, page 47-54. INSTICC Press, (2008)Inclusion of Thermal Effects in the Simulation of Bipolar Circuits using Circuit Level Behavioral Modeling., and . VLSI Design, page 821-826. IEEE Computer Society, (2004)A Low Power 256 KB SRAM Design., , , , and . VLSI Design, page 67-71. IEEE Computer Society, (1999)A method to estimate effectiveness of weak bit test: Comparison of weak pMOS and WL boost based test - 28nm FDSOI implementation., , , , , and . SoCC, page 47-51. IEEE, (2016)Jitter Estimation Methodology for Clock Chips., , and . VLSI Design, page 480-482. IEEE Computer Society, (2000)Heterogeneous memory assembly exploration using a floorplan and interconnect aware framework., , , and . SoCC, page 290-295. IEEE, (2016)An effective test methodology enabling detection of weak bits in SRAMs: Case study in 28nm FDSOI., , , , and . VDAT, page 1-6. IEEE, (2016)Current Mode Ternary D/A Converter., , and . VLSI Design, page 244-248. IEEE Computer Society, (1998)FFT based sign modulated DWT filter bank., , and . EUSIPCO, page 1489-1893. IEEE, (2010)Low voltage error resilient SRAM using run-time error detection and correction., , and . ESSCIRC, page 335-338. IEEE, (2015)