( en | de | ru )

 

Disambiguation of "Chen, Liang-Gee"

Author of the publication

copydeleteadd this publication to your clipboard
Low-power parallel tree architecture for full search block-matching motion estimation.

, , and . ISCAS (2), page 313-316. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Chen

Liang Chen

Liang Chen

Liang-chi Chen

Yen-liang Chen

 

Other publications of authors with the same name

A Cost-Effective Design for MPEG-2 Audio Decoder with Embedded RISC Core., , and . VLSI Signal Processing, 29 (3): 255-265 (2001)3-D perception enhancement in autostereoscopic TV by depth cue for 3-D model interaction., , , and . ICCE, page 279-282. IEEE, (2016)Priority depth fusion for the 2D to 3D conversion system., , , , , and . Three-Dimensional Image Capture and Applications, volume 6805 of SPIE Proceedings, page 680513. SPIE, (2008)Automatic threshold decision of background registration technique for video segmentation., , , and . VCIP, volume 4671 of Proceedings of SPIE, page 552-563. SPIE, (2002)The Chip Design of A 32-b Logarithmic Number System., , and . ISCAS, page 167-170. IEEE, (1994)Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture., , and . ISCAS (2), page 273-276. IEEE, (2004)Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method., , and . APCCAS (1), page 363-366. IEEE, (2002)A VLSI architecture design of VLC encoder for high data rate video/image coding., , , and . ISCAS (4), page 398-401. IEEE, (1999)Low power full-search block-matching motion estimation chip for H.263+., , , and . ISCAS (4), page 299-302. IEEE, (1999)Memory efficient architecture for belief propagation based disparity estimation., , , and . ISCAS, page 2521-2524. IEEE, (2015)